I. INTRODUCTION
H IGH-FREQUENCY (HF) induction heating (IH) has been widely applied to the industrial facilities, such as metal surface heat treatment power supplies because of the partial heating capability and excellent response for load power variations as well as clean and pollutionless energy conversion [1] . Power loss reduction of the power converter stage is a preliminary requisite for the high efficiency of electrical-thermal energy conversion process.
Aimed at improving a power conversion efficiency, singlestage power converter topologies suitable for the IH applications have been developed last decade [2] - [7] . Fig. 1 schematically shows the multistage and single-stage power conversions in the industrial IH applications.
All of the previously proposed single-stage ac-ac converters are based on a half-bridge voltage-fed resonant inverter. In particular, the boost half-bridge (BHB) single-stage ac-ac converter as indicated in Fig. 2 , which is proposed in [6] , has some attractive features, such as a full-bridge rectifierless (bridgeless') topology and power factor correction (PFC) of the utility T. Mishima and S. Sakamoto are with the Department of Marine Engineering, Kobe University, Kobe 658-0022, Japan (e-mail: mishima@ maritime.kobe-u.ac.jp; 169w513w@stu.kobe-u.ac.jp).
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Digital Object Identifier 10.1109/TIE.2016.2620098 current with the aid of a nonsmoothed dc (NSDC) link. However, the voltage stress across the power device may increase under the higher load power condition due to the half-bridge structure. In addition, a voltage sensor for detecting the polarity of utility voltage is necessary for employing the asymmetrical pulse width modulation (PWM) as a power control strategy [3] - [6] . Consequently, power conversion efficiency of the main circuit may deteriorate under the higher power condition, and the simplicity as well as reliability of the controller cannot be ensured. The pulse frequency modulation or pulse density modulation is also available for the single-stage ac-ac converters [2] , [5] . However, the circuit parameter design and selection might be involved with a complicated process for attaining the wide range of power regulation for IH loads as compared to the constant frequency PWM. As a solution for overcoming the disadvantages of the BHB topology, a new single-stage boost full-bridge (BFB) zerovoltage soft-switching (ZVS) ac-ac converter controlled by the constant frequency phase-shift (PS)-PWM is proposed in this paper. The remainder of this paper is organized as follows: The proposed circuit topology and its power control method are described together with the ZVS operating principle in Section II. The comparison between the BHB and BFB topologies are presented by a theoretical analysis in Section III. The feasibility of the proposed ac-ac converter is demonstrated by experiment results of a 3.0 kW-40 kHz prototype in Section IV, and then, the practical advantages are summarized in Section V.
II. CIRCUIT TOPOLOGY AND OPERATION

A. Circuit Configuration and Power Control
The main circuit topology and control system of the proposed ac-ac converter are illustrated in Fig. 3 . The theoretical voltage and current waveforms of the proposed ac-ac converter are displayed in Fig. 4 . The main power consists of the boost converter (totem-pole bridgeless boost rectifier) and full-bridge resonant inverter-integrated circuit topology "BFB" with the active switches Q 1 -Q 4 , while maintaining the bridgeless topology by Q 1 -Q 2 and D 5 -D 6 . The inductor L b contributes for boosting the utility voltage v in under the HF switching condition of Q 1 -Q 4 . The lossless snubber capacitors C s1 -C s4 are implemented in parallel with Q 1 -Q 4 , thereby ZVS operation can achieve with the equivalent inductance of the IH load both at their turn-on and turn-off transitions. The switching frequency component is eliminated from the utility current i in by the low-pass filter
The PS-PWM switch-gate signal pattern applied into the proposed ac-ac converter is shown in Fig. 5 . The output power of BFB can be regulated by the PS-PWM for Q 1 -Q 4 ; the left side leg Q 1 / Q 2 operates as the fixed-phase (leading phase) switches, whereas the right side leg Q 4 / Q 3 performs as the controlled-phase (lagging phase) switches under the condition of constant and symmetrical on-duty ratio ( 50 % including the dead time t d ). The switching pulse patterns for Q 1 -Q 4 depend upon the PS-PWM regardless of the polarity of v in ; the PS angle φ s and its time interval t φ (= T s · φ s /360
• ) are regulated in the unique sequence through the whole utility frequency ac (UFAC) cycle. Accordingly, a sensor for detecting the half-cycles of v in can be eliminated, which results in simplification of the system configuration as compared to the BHB topology.
The boost inductor current i L b sustains the continuous conduction mode with the properly designed L b [6] . Referring to 
( 1 ) This equation indicates the proposed BFB topology performs as the totem-pole bridgeless boost rectifier regardless of the control variable φ s . The output power P o of the main circuit is expressed by
where the first, second, and third terms represent twice the UFAC, the fundamental HFAC, and its odd-numbered frequency components, respectively. The second term component primarily contributes for the HF heating, thereby, the voltage and current are defined by RMS under the ideal condition as
where ω s is the angular switching frequency. Therefore, the output power can be controlled by changing φ s under the HF condition.
B. Switching Mode Transitions and ZVS Condition
The key operating waveforms during the one HF cycle are depicted in Fig. 6 for the positive half-cycle of v in . In addition, the corresponding mode transitions and equivalent circuits are illustrated in Fig. 7(a) .
The proposed ac-ac converter is comprised of the 12 modes as explained below, where only the case of v in > 0 is treated for the sake of paper length limitation. For the simplicity of discussion, the utility side filter L f -C f is neglected herein.
[Mode 1: Steady-state power transfer (t 0 ≤ t < t 1 )]: The active switches Q 1 -Q 4 are on-state, and the UFAC source current i in flows through the network of v in -L b -D 5 -S 1 . During this interval, the magnetic energy is stored in the boost inductor L b . At the same time, the output current i o flows through the network of
[ 
During this interval, the gate signal is supplied to S 3 , whereby the ZVZCS turn-on commutation can be performed in Q 3 .
[Mode 6: Controlled-phase Q 3 naturally commutated (t 5 ≤ t < t 6 )]: The current through Q 3 commutates naturally from D 3 to S 3 at t 5 due to the edge resonance. Accordingly, the output current i o reverses its polarity, and the boost inductor L b releases the magnetic energy to the NSDC-link capacitor C d . 
During this interval, the gate signal is supplied to Q 1 , the ZVZCS turn-on can be performed in Q 1 .
[Mode 10: Controlled-phase leg edge resonance (t 9 ≤ t < t 10 )]: The active switch Q 3 is turned OFF at t 9 ; then, the lossless snubber capacitors C s3 , C s4 and equivalent effective inductor L o make the edge resonance. Accordingly, the voltage v Q 3 rises with a certain slope from zero voltage, and the ZVS turn-off operation in Q 3 starts. At the same time, the voltage v Q 4 declines gradually from v d .
[Mode 11: ZVS in Q 3 and ZVZCS in Q 4 (t 10 ≤ t < t 11 )]: The voltage v Q 3 reaches v d at t 10 , and ZVS turn-off operation in Q 3 is completed. At the same time, the voltage v Q 4 reaches zero. Accordingly, the output current i o reverses its polarity and flows through the network of
During this interval, the gate signal is supplied to S 4 , whereby the ZVZCS turn-on can attain in Q 4 .
[Mode 12: Fixed-phase Q 1 naturally commutated (t 11 ≤ t ≤ t 12 )]: The current through Q 1 commutates naturally from D 1 to S 1 at t 11 due to the edge resonance. Consequently, the boost inductor L b begins to store the magnetic energy from v in . The output current i o changes its polarity at t 12 , and the circuit operation initiates the next cycle from Mode 1.
In case of the negative half-cycle of v in , the conduction pathways interchange between Q 1 and Q 2 , Q 4 and Q 3 , C s1 and C s2 , C s4 and C s3 , respectively, as drawn in Fig. 7(b) .
The ZVS conditions of Q 1 -Q 4 , which depend on the instantaneous value of v in well as the PS angle φ s , i.e., output power, are expressed as 
where i Q 1,off -i Q 4,off are the switch currents at the turn-off transitions, and v Q 1,off -v Q 4,off are the voltages of the counter-side switches, respectively. The controlled-phase currents i Q 3,off , i Q 4,off are smaller than the fixed-phase i Q 1,off , i Q 2,off due to the PS-PWM principle. Therefore, the resonant characteristics impedances are set as Z r,cont. > Z r,fixed for extending the ZVS range of Q 3 and Q 4 without any auxiliary circuits and dead time control.
III. COMPARISON OF VOLTAGE AND CURRENT RATINGS
The series load resonant networks of the BHB and BFB topologies are depicted in Fig. 8 . The inductive load voltages of the BHB and BFB topologies v o,BHB , v o,BFB can be respectively expressed as
The output currents of the BHB and BFB topologies, i o,BHB , i o,BFB can be written, respectively, as
where v c1 (0) and v d (0) denote the initial capacitor voltages. The ratios of output voltages and currents for the two topologies are obtained from (9) to (11), and (13) under the condition Fig. 9 . Exterior appearance of the proposed converter prototype. of equal natural angular frequency γ 1 = γ 2 as
Considering that the voltage stress of each switch is equal to the NSDC-link voltage v d in both the BHB and BFB topologies, it can be understood from (15) and (16): 1) the output power can increase effectively in the BFB topology under the same NSDC-link voltage, and 2) the voltage stress of switches can be reduced in the BFB topology for the same output power.
IV. EXPERIMENTAL VERIFICATION
The feasibility of the proposed ac-ac converter is verified by an experiment of a laboratory prototype. The exterior appearance of the prototype assembly is shown in Fig. 9 . The circuit 
A. Operating Waveforms for UFAC and HFAC Cycles
The key waveforms for the UFAC cycle are depicted in Fig. 10 . The single-stage power conversion from UFAC to HFAC can be observed under the condition of PFC. The boost operation can also be confirmed as indicated in v in and v d .
The enlarged collector-emitter voltage and current waveforms of Q 1 -Q 4 are indicated at their turn-on and turn-off transitions with the gate-emitter voltages in Fig. 11 . All the switching transitions are evaluated at the peak source voltage v in,peak = 212 V, where the ZVS condition is most critical for satisfying (5) and (7) . The collector-emitter voltage falls and rises gradually at both the transitions. No residual voltage, which refers to [6] , appears in the lossless snubber capacitors, accordingly ZVZCS turn-on and ZVS turn-off operations can be achieved over the wide range of φ s .
B. Steady-State Characteristics
The output power characteristics are displayed under the open loop control in Fig. 12 , which exhibits the validity of the PS-PWM-based power regulation for the proposed ac-ac converter. The ZVS operations of Q 1 and Q 2 are observed in the whole power range, whereas those of Q 3 and Q 4 are confirmed in the power range 1.4 kW-3.0 kW as proven in Fig. 11 .
The HFAC cycle averages of the NSDC-link voltage are evaluated at v in,peak = 212 V, and the measured characteristics are shown in Fig. 13 . As expressed in (1), the NSDC-link voltages are regulated at almost two times as high as v in,peak regardless of the PS angle. Thus, the validity of (1) is clearly proven herein.
The actual efficiency curve of the proposed BFB topology is shown in Fig. 14, compared with the BHB topology of the same power rating [6] . The maximum efficiency records as 97.1% at P o = 3.0 kW in the BFB topology. It is also verified that the proposed BFB topology is more suitable for the higher power conditions. In this comparison, the source voltage v in is set to 150 Vrms in the BFB converter, whereas that of the previously developed BHB prototype is 200 Vrms for evaluating the efficiency under the fair condition of power rating. Therefore, it is worth noting that the efficiency of the BFB prototype will increase, furthermore, through the whole range of output power under the condition of the equivalent source voltage.
V. CONCLUSION
The new soft-switching PWM-controlled single-stage ac-ac converter with a BFB topology has been proposed for the singlephase industrial IH applications, and its performance has been demonstrated by experiments with a prototype.
The wide-range ZVS operation and HF power regulation based on the PS-PWM scheme have been proven by the measured characteristics, and the single-stage UFAC-HFAC power conversion with boost PFC has been clarified by the observed waveforms. It has been originally demonstrated that the BFB topology is quite effective for improving a power conversion efficiency in the higher output power with the source voltage sensorless controller; the high-reliability and cost-effective power converter can be expected widely for the industrial IH systems.
